

HIGH-LEVEL TRANSFORMATIONS

HIGH-LEVEL TRANSFORMATIONS

Topics:

Data-flow graphs

* Transformations for speed-up

* Transformations for low power

- * (Non)overlapped scheduling
- * Minimal iteration period

Further reading:

- Parhi, K.K., "High-Level Algorithm and Architecture Transformations for DSP Synthesis", Journal of VLSI Signal Processing, Vol. 9, pp 121–143, (1995).
- Gerez, S.H., S.M. Heemstra de Groot, E.R. Bonsma and M.J.M. Heijligers, "Overlapped Scheduling Techniques for High-Level Synthesis and Multiprocessor Realizations of DSP Algorithms", In: J.C. Lopez, R. Hermida and W. Geisselhardt (Eds.), Advanced Techniques for Embedded System Design and Test, Kluwer Academic Publishers, Boston, pp 125–150, (1998).



March 3, 2003

1





VLSI SYSTEM DESIGN

HIGH-LEVEL TRANSFORMATIONS

DATA-FLOW MODEL OF COMPUTATION

Data-flow graphs (DFGs) explicitly represent parallelism in computations. A DFG may or may not contain information on control flow.

A data-flow graph is built from:

- nodes (vertices): representing computation, and
- edges: representing precedence relations.

Sabih H. Gerez, University of Twente

March 3, 2003

* A node in a DFG fires when tokens are present at its inputs. * The input tokens are consumed and an output token is produced. * a b c d a b c d c d c c

March 3, 2003

2



VLSI SYSTEM DESIGN

HIGH-LEVEL TRANSFORMATIONS

IMPLICIT ITERATIVE DATA FLOW

5

- * Iteration implied by stream of input tokens arriving at regular instants in time. The computation of the DFG is repeated every T_0 time units.
- * Initial tokens act as buffers.







IDFG(V,E) with:

- * I: set of of *input* nodes
- * O: set of *output* nodes

* E: the edge set

IDFG NOTATION

- * $\delta(c), c \in C$ gives the duration of a computation (atomic, nonpreemptive, restricted library)
- * $\mu(d), d \in D$ gives the multiplicity of a delay node

```
_____
```

6

March 3, 2003

8

IMPLICIT ITERATIVE DATA FLOW (Ctd.)

* *Delay elements* instead of initial tokens.

HIGH-LEVEL TRANSFORMATIONS

VLSI SYSTEM DESIGN

Two notations are encountered:

- * explicit delay elements
- * delay elements as an edge property



Sabih H. Gerez, University of Twente

VLSI SYSTEM DESIGN

HIGH-LEVEL TRANSFORMATIONS





TERMINOLOGY

Subtasks:

- * *Scheduling:* determine for each operation the time at which it should be performed such that no precedence constraint is violated.
- * Allocation: specify the hardware resources that will be necessary.
- * Assignment: provide a mapping from each operation to a specific functional unit and from each variable to a register.

Remarks:

- * The subproblems are strongly interrelated; they are, however, often solved separately.
- * Scheduling (except for a few versions) is NP-complete ⇒ heuristics have to be used.

Sabih H. Gerez, University of Twente

March 3, 2003

11



HIGH-LEVEL TRANSFORMATIONS

OPTIMIZATION CRITERIA

Most commonly used:

- * *Time-constrained synthesis:* given the iteration period T_0 , use as few processors as possible or as little hardware as possible (typical for DSP).
- * *Resource-constrained synthesis:* given a multiprocessor configuration or a set of hardware resources on chip, minimize *T*₀.

Another important issue:

* Minimization of power.

Sabih H. Gerez, University of Twente

March 3, 2003

VLSI SYSTEM DESIGN 12 HIGH-LEVEL TRANSFORMATIONS

SCHEDULING TERMINOLOGY

- * *Static* scheduling means: mapping to time and processor (functional unit, register, etc.) is identical in all iterations.
- * A static schedule is either *overlapped* (expoiting *interiteration* parallelism) or *nonoverlapped*.



Parhi, K.K. and D.G. Messerschmitt, "Static Rate-Optimal Scheduling of Iterative Data-Flow Programs via Optimum Unfolding", IEEE Transactions on Computers, Vol. 40(2), pp 178–195, (February 1991).

```
Sabih H. Gerez, University of Twente
```

March 3, 2003

10



VLSI SYSTEM DESIGN

HIGH-LEVEL TRANSFORMATIONS

SCHEDULING TERMINOLOGY (Ctd.)

- * Overlapped scheduling is also called: *loop folding, software pipelin-ing.*
- * The delay between consumption of input and production of output is called the *latency* λ . In general $\lambda \neq T_0$.
- * An ovelapped schedule may allow shorter iteration period or hardware utilization, but:
- * the search space is larger and finding optimal solutions harder.

Not covered in this presentation:

- * cyclostatic schedules
- * *dynamic* schedules (requires a run-time scheduler).



13

Sabih H. Gerez, University of Twente









* When the DFG is acyclic, arbitrarily small iteration periods are possible (just duplicate the hardware as often as necessary; each copy can start any time as there are no feedback loops in the DFG; see later on).

Sabih H. Gerez, University of Twente

March 3, 2003





Remarks:

- * Direct use of expression for $T_{0_{\min}}$ not efficient (number of loops in graph may grow exponentially with respect to number of nodes).
- Many polynomial-time algorithms have been published; survey in:
- pr Dasdan, A., S.S. Irani and R.K. Gupta, "Efficient Algorithms for Optimum Cycle Mean and Optmimum Cost to Time Ratio Problems", 36th Design Automation Conference, (1999).
- An easy to understand but not very efficient method is based on "matrix multiplication".
- r Gerez, S.H., S.M. Heemstra de Groot and O.E. Herrmann, "A Polynomial-Time Algorithm for the Computation of the Iteration-Period Bound in Recursive Data-Flow Graphs", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 39(1), pp 49-52, (January 1992).

March 3, 2003

Sabih H. Gerez, University of Twente

VLSI SYSTEM DESIGN **1**8 HIGH-LEVEL TRANSFORMATIONS **EXAMPLE** o_1 $T_0 = 3$, when " $\delta(+) = 1$ " and " $\delta(*) = 2$ ".

Sabih H. Gerez. University of Twente

20 HIGH-LEVEL TRANSFORMATIONS

March 3, 2003

SPEED-UP TECHNIQUES: PIPELINING

Insert delay elements on all edges that are cut by a *cut line* through an edge of the critical path in the DFG.

VLSI SYSTEM DESIGN

- Works for acyclic DFGs.
- Schedule becomes overlapped.



Sabih H. Gerez, University of Twente









UNFOLDING (1)

- * A technique for the duplication * If $\delta(+) = 1$ and $\delta(*) = 2$. of cyclic IDFGs in combination with processing multiple inputs at a time.
- Consider the following IDFG:



- $T_{0_{\min}} = \left[\frac{3}{2}\right] = 2.$
- * Using unfolding by 2, one can reach the value $T_{0_{\text{min}}} = \frac{3}{2}$.
- * The graph computes the following difference equations, assuming that one multiplies by a factor a:

$$s[k] = i[k] + o[k - 1]$$

 $o[k] = as[k - 1]$

Sabih H. Gerez, University of Twente

March 3, 2003

22

March 3, 2003

VLSI SYSTEM DESIGN

HIGH-LEVEL TRANSFORMATIONS

UNFOLDING (2)

* The precise unfolding algorithm will not be given here; it amounts to duplicating all vertices in the IDFG such that *n* copies of each vertex is created (*n* is the unfolding factor) and then to connecting these vertices with edges having an appropriate number of delay elements. The unfolded graph can also be reconstructed from the equations.

Sabih H. Gerez, University of Twente

The method will be illustrated using the example IDFG and unfolding factor of two, meaning that two inputs will be available per iteration and two outputs will be produced. The equations:

25

March 3, 2003

s[2k] = i[2k] + o[2k - 1] s[2k + 1] = i[2k + 1] + o[2k] o[2k] = as[2k - 1]o[2k + 1] = as[2k]

VLSI SYSTEM DESIGN

HIGH-LEVEL TRANSFORMATIONS

UNFOLDING (3)

* The example IDFG after unfolding: * Note that the unfolded IDFG has two loops with one delay



Note that the unfolded IDFG has two loops with one delay element each and a computational duration of 3. Because a delay element creates an offset of two indices (2 inputs are processed in each iteration), the effective iteration period bound

is equal to
$$T_{0_{\min}} = \frac{3}{2}$$
.

Sabih H. Gerez, University of Twente



VLSI SYSTEM DESIGN 28 HIGH-LEVEL TRANSFORMATIONS LOOK-AHEAD TRANSFORMATION (2) * Apply look-ahead transformation (think of the principle of lookahead addition): x[n] = a(ax[n - 2] + u[n - 1]) + u[n]

$$x[n] = a(ax[n-2] + u[n-1]) + u[n]$$

 $x[n] = a^{2}x[n-2] + au[n-1] + u[n]$

* The new equation has one multiplication and one addition in the critical loop with two delays leading to $T_{0_{\min}} = \left[\frac{3}{2}\right] = 2.$

The transformation can affect

the original computation (final



Sabih H. Gerez, University of Twente

wordlength effects).

March 3, 2003

26

March 3, 2003