March 11, 2022

IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING (IDSP):

ALGORITHM TRANSFORMATIONS

Sabih H. Gerez University of Twente Faculty of EEMCS Computer Architecture for Embedded Systems (EWI-CAES)

© Sabih H. Gerez, University of Twente, The Netherlands



TOPICS

- **Pipelining**
- Retiming
- Parallel processing
- Loop unrolling
- Unfolding
- Look-ahead transformation

Sabih H. Gerez, University of Twente

February 19, 2012

IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING ALGORITHM TRANSFORMATIONS





SPEED-UP TECHNIQUES: PIPELINING

Insert delay elements on all edges that are cut by a cut line through an edge of the critical path in the DFG.

- Works for acyclic DFGs.
- Schedule becomes lapped.







Example


IMPLEMENTATION OF DSP

March 6, 2025

ALGORITHM TRANSFORMATIONS

RETIMING

- · It is allowed to "push delay elements" through a computation:
 - From inputs to outputs or
 - From outputs to inputs
- · Compute-and-then-delay is the same as delay-and-thencompute.
- · Allowed in both acyclic and cyclic DFGs.
- · Can help to reduce critical path, but not critical loop.



Sabih H. Gerez, University of Twente

February 19, 2012

© Sabih H. Gerez, University of Twente, The Netherlands


OPTIMAL RETIMING

- It is possible to compute the optimal positions of the delay elements in an efficient way.
- * The optimization goal is to minimize the the longest path from any delay element to any other. In other words, to minimize the iteration period of a non-overlapping schedule.
- Leiserson, C.E., F.M. Rose and J.B. Saxe, "Optimizing Synchronous Circuitry by Retiming (Preliminary Version)", In: R. Bryant (Ed.), Third Caltech Conference on VLSI, Springer Verlag, Berlin, pp. 87-116,
- Leiserson, C.E. and J.B. Saxe, Retiming Synchronous Circuitry, Algorithmica, Vol.6, pp. 5–35, (1991).

Sabih H. Gerez, University of Twente

February 19, 2012

RETIMING: LEISERSON ET AL. CORRELATOR EXAMPLE



Sabih H. Gerez, University of Twente

February 19, 2012






IMPLEMENTATION OF DSP ALGORITHM TRANSFORMATIONS


March 7, 2025

OPTIMAL RETIMING VS. FASTEST SCHEDULE (1)




= 13 for non-overlapped schedule when $\delta(+)=7$ and $\check{\delta}^{\min}_{(?)}=3$; however, $T_{0_{\min}}=10$ for an overlapped schedule.

CRITIAL-PATH LENGTH = 13 (1)



March 7, 2025

CRITIAL-PATH LENGTH = 13 (2)




• Retiming d_1 through c_2 seems to reduce the critical path to 10, but two new critical paths of length 13 are created through the host H to be considered a computation of zero duration.

© Sabih H. Gerez, University of Twente, The Netherlands

OPTIMAL RETIMING VS. FASTEST SCHEDULE (2)

IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING



Overlapped schedule with $T_{0...} = 10$.

Sabih H. Gerez, University of Twente

February 19, 2012






SOME REMARKS ON $T_{0_{\min}}$


- Retiming does not affect $T_{0,\ldots}$ for overlapped scheduling of IDFG's.
- The T_0 for *nonoverlapped* scheduling obtained after optimal retiming may still be larger than $T_{0_{\min}}$. This is not true when all computational delays are equal to unity.
- $T_{0_{
 m min}}$ has been defined as an integer; a fractional $T_{0_{
 m min}}$ makes sense when unfolding is applied (unfolding creates a new DFG of multiple copies of the original one; see later).
- Chao, L.F. and E.H.M. Sha, "Rate-Optimal Static Scheduling for DSP Data-Flow Programs", 3rd Great Lakes Symposium on VLSI Design, Automation of High-Performance VLSI Systems, pp 80-84, (March 1993).



SPEED-UP TECHNIQUES: PARALLEL **PROCESSING**

- Works for acyclic IDFGs.
- Duplicate the IDFG as often as desired speed-up factor.
- * Allows any arbitrary speed-up, but is proportionally expensive.





process 2 inputs at a time

LOOP UNROLLING

Loop unrolling is the process of explicitly describing multiple iterations of some loop in order to create more parallelism.

Original loop:

After unrolling with a factor 2:

```
for (i=0; i< n/2; i++) {
for (i=0; i< n; i++) {
                            a[2*i] = f(x[2*i]);
 a[i] = f(x[i]);
                            y[2*i] = q(a[2*i]);
 y[i] = q(a[i]);
                            a[2*i+1] = f(x[2*i+1]);
                            y[2*i+1] = q(a[2*i+1])
```

For an IDFG, loop unrolling by a factor *n* amounts to converting it into an acyclic graph (by cutting the delay nodes) and concatenating n copies of the acyclic graph.


Sabih H. Gerez, University of Twente

February 19, 2012



UNFOLDING (1)

- A technique for the duplication * of cyclic IDFGs in combination with processing multiple inputs at a time. Cycles in the graph * are preserved.
- Consider the following IDFG:



- If $\delta(+) = 1$ and $\delta(*) = 2$, $T_{0_{\min}} = \left[\frac{3}{2}\right] = 2.$
- Using unfolding by 2, one can reach the value $T_{0...} = \frac{3}{2}$.
- The graph computes the following difference equations, assuming that one multiplies by a factor a:

$$s[k] = i[k] + o[k - 1]$$
$$o[k] = as[k - 1]$$

Sabih H. Gerez, University of Twente



UNFOLDING (2)

- The precise unfolding algorithm will not be given here; it amounts to duplicating all vertices in the IDFG such that n copies of each vertex is created (n is the unfolding factor) and then to connecting these vertices with edges having an appropriate number of delay elements. The unfolded graph can also be reconstructed from the equations.
- The method will be illustrated using the example IDFG and unfolding factor of two, meaning that two inputs will be available per iteration and two outputs will be produced. The equations:

$$s[2k] = i[2k] + o[2k - 1]$$

$$s[2k + 1] = i[2k + 1] + o[2k]$$

$$o[2k] = as[2k - 1]$$

$$o[2k + 1] = as[2k]$$


IMPLEMENTATION OF DSP


ALGORITHM TRANSFORMATIONS


March 7, 2025

UNFOLDING (1A)

- Topology-preserving transformation:
 - Duplicate graph
 - Remove delay elements









Sabih H. Gerez, University of Twente

February 19, 2012

© Sabih H. Gerez, University of Twente, The Netherlands

March 7, 2025

UNFOLDING (1B)


· Add missing edges either with or without delay node.

$$s[2k] = i[2k] + o[2k - 1]$$

$$s[2k + 1] = i[2k + 1] + o[2k]$$

$$o[2k] = as[2k - 1]$$


$$o[2k + 1] = as[2k]$$



© Sabih H. Gerez, University of Twente, The Netherlands

UNFOLDING (3)


The example IDFG after un- * folding:



Note that the unfolded IDFG has two loops with one delay element each and a computational duration of 3. Because a delay element creates an offset of two indices (2 inputs are processed in each iteration), the effective iteration period bound is equal to $T_{0_{\min}} = \frac{3}{2}$.

Sabih H. Gerez, University of Twente

February 19, 2012



LOOK-AHEAD TRANSFORMATION (1)


Consider the following computation:

$$x[n] = ax[n-1] + u[n]$$

$$u[n] \qquad x[n] \qquad x[n-1]$$

$$x[n-1] \qquad x[n-1]$$

It has one multiplication and one addition in the critical loop with one delay element. If $\delta(+) = 1$ and $\delta(*) = 2$, $T_0 = \frac{3}{1} = 3$.



LOOK-AHEAD TRANSFORMATION (2)


Apply look-ahead transformation (think of the principle of lookahead addition):

$$x[n] = a(ax[n-2] + u[n-1]) + u[n]$$

 $x[n] = a^2x[n-2] + au[n-1] + u[n]$

- The new equation has one multiplication and one addition in the critical loop with two delays leading to $T_{0_{\min}} = \left| \frac{3}{2} \right| = 2$.
- The transformation can affect the original computation (finite word length effects).

Sabih H. Gerez, University of Twente



Sabih H. Gerez, University of Twente

February 19, 2012

February 19, 2012


March 3, 2013

TRANSFORMATIONS: ADDENDUM

Question (related to the DFG after the look-ahead transformation): how is it possible that the cycle can be executed in 2 clock cycles while there are two delay elements in the loop and also clock cycles are spent in the computations?

Answer: delay elements are about timing at the data-flow level; they do not necessarily correspond to registers in the implementation.

To explain this, a data-path and a schedule are given below for the loop part of the DFG (exercise: complete the design for the entire DFG).



The schedule has an iteration period of 2 clock cycles. The input register of an FU needs to have stable contents during the execution time of the FU (that is why R3 stores its contents for two clock cycles). R1 and R2 could be shared, saving 1 register at the expense of one multiplexer. Note that although m[n] and x[n-2] are conceptually 2 iterations, so 4 clock cycles, apart, in the realization, they are only separated by 2 clock cycles. This is due to the overlapped schedule.

© Sabih H. Gerez, University of Twente, The Netherlands



RELATION WITH RTL SYNTHESIS

- * Multicycle operations are not so common in RTL synthesis (one normally defines a clock period for the registers and all combinational logic should execute in this period).
- * RTL synthesis programs such as the *Synopsys Design Compiler* do support multicycle operations, by the way.
- * Presented theory becomes less interesting when all computations have a unit delay:
 - + Non-overlapped scheduling after optimal retiming gives fastest implementation.
- * Theory of transformations is still applicable to combinational logic in case of one-to-one mapping (think e.g. of converting the *ripple-carry adder* to the *look-ahead adder* by means of the *look-ahead* transformation).

Sabih H. Gerez, University of Twente

February 19, 2012