February 14, 2025

TOPICS

- Hardware models
- Terminology
- Minimal iteration period
- Mobility-based scheduling
- Assignment

IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING (IDSP)

Architecture Synthesis and (Overlapped) Scheduling

© Sabih H. Gerez, University of Twente, The Netherlands

Sabih H. Gerez, University of Twente

February 12, 2012





HIGH-LEVEL SYNTHESIS (HLS)

VHDL synthesis:

- * Starts from a register-transfer level (RTL) description; circuit behavior in each clock cycle is fixed.
- Uses *logic synthesis* techniques to optimize the design.
- Generates a standard-cell netlist.

High-level synthesis (also called architectural synthesis):

- Starts from an abstract behavioral description.
- Generates an RTL description.


IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING ARCHITECTURAL SYNTHESIS

HARDWARE MODELS FOR HIGH-LEVEL **SYNTHESIS**

All HLS systems need to restrict the target hardware. The search space is too large, otherwise.

All synthesis systems have their own peculiarities; but most systems generate synchronous hardware and build it with the following parts:

functional units: they can perform one or more computations, e.g. addition, multiplication, comparison, ALU.




Sabih H. Gerez, University of Twente February 12, 2012 Sabih H. Gerez, University of Twente February 12, 2012

HARDWARE MODELS (Continued)

- * registers: they store inputs, intermediate results and outputs; sometimes several registers are taken together to form a register file.

 multiplexers: from several inputs, one is passed to the output.




Sabih H. Gerez, University of Twente February 12, 2012




IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING

* busses: a connection shared between several hardware elements, such that only one element can write data at a specific time.



three-state (tri-state) drivers control the exclusive writing on the bus.



Sabih H. Gerez, University of Twente

February 12, 2012






HARDWARE MODELS (Continued)


Parameters defining the hardware model for the synthesis problem:

- * clocking strategy: e.g. single or multiple phase clocks.
- * interconnect: e.g. allowing or disallowing buses.
- * clocking of functional units: allowing or disallowing of:
 - + multicycle operations;
 - + chaining;
 - + pipelined units.



7

EXAMPLE OF A HLS HARDWARE MODEL



HARDWARE CONCEPTS: DATA PATH + CONTROL


Hardware is normally partitioned into two parts:

- the data path: a network of functional units, registers, multiplexers and buses. The actual "computation" takes place in the data path.
- control: the part of the hardware that takes care of having the data present at the right place at a specific time, of presenting the right instructions to a programmable unit, etc.

Often high-level synthesis concentrates on data-path synthesis. The control part is then realized as a finite state machine or in microcode.

Sabih H. Gerez, University of Twente

February 12, 2012



ONE-TO-ONE MAPPING ON HARDWARE

One-to-one mapping: a direct mapping from data-flow graph (DFG) onto hardware.

- * There is a separate *functional unit* (FU) in the hardware for each computational node in the DFG.
- * Connections between FUs in the hardware are directly derived from the edges of the DFG.
- Specification style is close to RTL.
- * The mapping basically results in a *data path*; *controller* is relatively simple.

Sabih H. Gerez, University of Twente


February 12, 2012





FUNCTION MULTIPLEXING AND TIME FOLDING (1)

- The signal samples to be processed arrive every T_0 time units, the iteration period.
- * Call the clock period of the hardware clock (assume that there is only one) T_c , $T_0 = nT_c$, n being an integer.
- If n = 1, one-to-one mapping is the only option.
- If n > 1, there are opportunities to save hardware by reusing the same FUs for multiple computations in the DFG (one can e.g. perform 3 additions per iteration on a single adder when n = 3).
- *n* is called the *multiplex factor* or *reuse factor*.




FUNCTION MULTIPLEXING AND TIME FOLDING (2)

- When n > 1, one can say that the DFG needs to be cut in parts in such a way that each part should be mapped on one and the same data path.
- Each part of the DFG can be considered a separate function, hence the name function multiplexing. Mapping multiple functions on the same hardware will in general require hardware multiplexers in the data path.
- The controller becomes more complex.
- Because one traverses the data path multiple times for one iteration, one could say that the "linear" time in the DFG folds back several time on the hardware, hence the name time folding.
- The issue is, of course: how to do it optimally?

ARCHITECTURE SYNTHESIS AND SCHEDULING

February 14, 2024

FOLDING AN FIR FILTER




How would this DFG fold on hardware with a single multiply-add-accumulate (MAC)?

Sabih H. Gerez, University of Twente

February 12, 2012

FOLDING A DATA-FLOW GRAPH



© Sabih H. Gerez, University of Twente, The Netherlands


IMPLEMENTATION OF DSP


Folding 2

ARCHITECTURE SYNTHESIS AND SCHEDULING

February 14, 2024

HARDWARE DERIVED FROM FOLDING





OPTIMIZATION CRITERIA

Most commonly used:

- * Time-constrained synthesis: given the iteration period T_0 , use as few processors as possible or as little hardware as possible (typical for DSP).
- * Resource-constrained synthesis: given a multiprocessor configuration or a set of hardware resources on chip, minimize T_0 .

Another important issue:

Minimization of power.

TERMINOLOGY

Subtasks in high-level synthesis:

- * Scheduling: determine for each operation the time at which it should be performed such that no precedence constraint is violated.
- * Allocation: specify the hardware resources that will be necessary.
- * Assignment: provide a mapping from each operation to a specific functional unit and from each variable to a register.

Remarks:

- * The subproblems are strongly interrelated; they are, however, often solved separately.
- * Traditionally, scheduling precedes assignment. However, starting with assignment may give better results (more regular data path).
- * Scheduling (except for a few versions) is NP-complete ⇒ heuristics have to be used.


Sabih H. Gerez, University of Twente

February 12, 2012

SCHEDULING TERMINOLOGY

MPLEMENTATION OF DIGITAL SIGNAL PROCESSING

- * Static scheduling means: mapping to time and processor (functional unit, register, etc.) is identical in all iterations.
- * A static schedule is either *overlapped* (exploiting *interiteration* parallelism) or *nonoverlapped*.



Parhi, K.K. and D.G. Messerschmitt, "Static Rate-Optimal Scheduling of Iterative Data-Flow Programs via Optimum Unfolding", IEEE Transactions on Computers, Vol. 40(2), pp 178–195, (February 1991).

Sabih H. Gerez, University of Twente

February 12, 2012






SCHEDULING TERMINOLOGY (Ctd.)

- Overlapped scheduling is also called: loop folding, software pipelining.
- * The delay between consumption of input and production of output is called the *latency* λ . In general $\lambda \neq T_0$.
- * An overlapped schedule may allow shorter iteration period or hardware utilization, but:
- * the search space is larger and finding optimal solutions harder.

Not covered in this presentation:

- * cyclostatic schedules
- * dynamic schedules (requires a run-time scheduler).



A cyclostatic schedule

IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING ARCHITECTURAL SYNTHESIS

1

SOFTWARE PIPELINING EXAMPLE

without software pipeline:

with software pipeline:


- * In the situation without software pipeline, there is a data dependency between the two statements; they cannot be parallelized.
- * In the situation with software pipeline, the loop body can be parallelized at the expense of some initial and termination code. When the parallelization has been implemented, iterations of the original loop are overlapping in time.

Sabih H. Gerez, University of Twente

February 12, 2012

Sabih H. Gerez, University of Twente

ITERATIVE DFG EXAMPLE




June 10. 1999

IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING ARCHITECTURAL SYNTHESIS


EXAMPLE DATA-FLOW GRAPH

The second-order filter section made acyclic (delay elements replaced by output-input pairs):



Sabih H. Gerez, University of Twente


February 12, 2012






EXAMPLE SCHEDULE

The schedule and operation assignment with an allocation of one adder and one multiplier:






2

EXAMPLE DATA PATH

The resulting data path after register assignment (the specification of a controller completes the design):



ARCHITECTURAL SYNTHESIS

ARCHITECTURE SYNTHESIS AND SCHEDULING

February 13, 2025

SCHEDULING 1

REGISTER ASSIGNMENT

operation	first input	second input	output
c_1	i_1	r ₃	r_1
c_2	r_1	r_3	r_1, d_0
<i>c</i> ₃	ROM	d_2	r_3
C4	ROM	d_1	r_3
C5	ROM	d_2	r_3
c_6	ROM	d_1	r_2
<i>C</i> 7	r_2	r_3	<i>r</i> 4
<i>C</i> 8	r_1	r_4	o_1

© Sabih H. Gerez, University of Twente, The Netherlands



IDFG(V,E) with:

- * V: the *vertex* set: $V = C \cup D \cup I \cup O$
- * C: set of computational nodes
- D: set of *delay* nodes
- * I: set of of input nodes
- O: set of output nodes

- * E: the edge set
- * $\delta(c), c \in C$ gives the duration of a computation (atomic, nonpreemptive, restricted library)
- * $\mu(d), d \in D$ gives the multiplicity of a delay node

Sabih H. Gerez, University of Twente

February 12, 2012



THE MINIMAL ITERATION PERIOD T_0 $(T_{0_{\min}})$

There are four cases:


- * Acyclic DFG, nonoverlapped schedule;
- * Acyclic DFG, overlapped schedule;
- * Cyclic DFG, nonoverlapped schedule;
 - + Replace all delay nodes by pairs of input and output nodes.
- * Cyclic DFG, overlapped schedule.

For the nonoverlapped cases:

Compute the *critical path*, longest path from any input to any output, in the acyclic graph. $T_{0_{\min}}$ = "length of critical path".

IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING ARCHITECTURAL SYNTHESIS

EXAMPLE



Critical path in a cyclic DFG for a nonoverlapped schedule.

Sabih H. Gerez, University of Twente

February 12, 2012

Sabih H. Gerez, University of Twente

OVERLAPPED SCHEDULING IN A CYCLIC DFG

* Minimal iteration period is given by *critical loop*. Example:

$$T_0 \xrightarrow{C_1} C_2$$

$$T_0 \ge \delta(c_1) + \delta(c_2) + \delta(c_3)$$

* When the DFG is acyclic, arbitrarily small iteration periods are possible (just duplicate the hardware as often as necessary; each copy can start any time as there are no feedback loops in the DFG; see later on).

Sabih H. Gerez, University of Twente February 12, 2012

CRITICAL LOOP

For a general DFG, $T_{0_{\rm min}}$ is given by:

$$T_{0_{\min}} = \max_{all\ loops} \left| \frac{\sum_{c \in l} \delta(c)}{\sum_{d \in l} \mu(d)} \right|$$

- Reiter, R., "Scheduling Parallel Computations", Journal of the ACM, Vol. 15(4), pp 590–599, (October 1968).
- Renfors, M. and Y. Neuvo, "The Maximum Sampling Rate of Digital Filters Under Hardware Speed Constraints", IEEE Transactions on Circuits and Systems, Vol. CAS–28(3), pp 196–202, (March 1981).


Sabih H. Gerez, University of Twente

February 12, 2012






EXAMPLE



$$T_{0_{\min}} = 3$$
, when " $\delta(+) = 1$ " and " $\delta(*) = 2$ ".



2

ON COMPUTING $T_{0_{\min}}$

Remarks:

Sabih H. Gerez, University of Twente

- * Direct use of expression for $T_{0_{\min}}$ not efficient (number of loops in graph may grow exponentially with respect to number of nodes).
- * Many polynomial-time algorithms have been published; survey in:
- Dasdan, A., S.S. Irani and R.K. Gupta, "Efficient Algorithms for Optimum Cycle Mean and Optimum Cost to Time Ratio Problems", 36th Design Automation Conference, (1999).
- * An easy to understand but not very efficient method is based on "matrix multiplication".
- Gerez, S.H., S.M. Heemstra de Groot and O.E. Herrmann, "A Polynomial-Time Algorithm for the Computation of the Iteration-Period Bound in Recursive Data-Flow Graphs", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 39(1), pp 49–52, (January 1992).

Sabih H. Gerez, University of Twente February 12, 2012

PROBLEM FORMULATION (1)

- Input consists of:
 - + a DFG G(V, E); C is the set of computational nodes $(C \subset V)$; D is the set of delay nodes $(D \subset V)$.
 - + a library F of functional units (FUs) or resource types.
- * Ω is the set of all operations; the operation type of a computational node is given by $\gamma: C \to \Omega$.
- * The delay for the fastest execution of an operation is given by $\delta: C \to \mathbb{N}$.
- The multiplicity of a delay element is given by $\mu: D \to \mathbb{N}$.
- An FU can execute one or more operations given by $\Gamma: F \to 2^{\Omega}$ (2^{\Omega} is the *power set* of Ω , the set of all its subsets).

Sabih H. Gerez, University of Twente

February 12, 2012



PROBLEM FORMULATION (2)

- Goal is to find:
 - + a scheduling $\sigma: C \to \mathcal{Z}$, where \mathcal{Z} is the set of integers (time instants).
 - + an assignment $\alpha: C \to F$, such that $\gamma(c) \subset \Gamma(\alpha(c))$.
- * Such that:
 - + all precedence relations are satisfied:
 - + the cost of the resulting hardware is minimal for a given iteration period, or
 - + the iteration period is minimal for a given hardware configuration.

Sabih H. Gerez, University of Twente

February 12, 2012






FORWARD PRECEDENCE RELATIONS

Inequalities for starting time Example: derived from edges connecting two computational nodes.

$$\begin{aligned} \forall c_{i,}c_{j} \in C, (c_{i},c_{j}) \in E: \\ \sigma(c_{j}) \geq \sigma(c_{i}) + \delta(c_{i}) \end{aligned}$$

$$\begin{array}{ccc}
 & \stackrel{c_2}{\longrightarrow} & \stackrel{c_7}{\longrightarrow} & \sigma(c_7) \geq \sigma(c_2) + \delta(c_2) \\
 & \stackrel{c_9}{\longrightarrow} & \stackrel{c_8}{\longrightarrow} & \sigma(c_7) \geq \sigma(c_8) + \delta(c_8) \\
 & & \sigma(c_8) \geq \sigma(c_9) + \delta(c_9) \\
 & & \sigma(c_8) \geq \sigma(c_{10}) + \delta(c_{10})
\end{array}$$

F Heemstra de Groot, S.M., S.H. Gerez and O.E. Herrmann, "Range-Chart-Guided Iterative Data-Flow-Graph Scheduling", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 39(5), pp 351-364, (May 1992).




BACKWARD PRECEDENCE

For all paths R connecting two nodes c_i , c_i via delay nodes:

$$\sigma(c_j) \ge \sigma(c_i) + \delta(c_i) - T_0 \sum_{d \in R} \mu(d)$$

Example:



THE INEQUALITY GRAPH

Given T_0 , all inequalities can be written as:

$$\sigma(c_a) - \sigma(c_b) \ge \kappa_{ab}$$


where κ_{ab} is a constant.

- * For all input nodes, $i \in I$, set $\sigma(i) = 0$.
- For all output nodes, $o \in O$, set $\sigma(o) = \lambda$, where λ is the *latency*.
- Create an inequality graph with a vertex for each computational, input and output node in the DFG.
- * All inequalities can be represented in the graph with edges having weight κ_{ab} .

Sabih H. Gerez, University of Twente


February 12, 2012

INEQUALITY GRAPH EXAMPLE



The inequality graph of the second-order filter section

February 12, 2012






SOLVING THE INEQUALITIES

- Lower bounds for the node scheduling times $\tilde{\sigma}_{-}(v)$ are found by solving the longestpath problem, with the input nodes as the sources.
- Upper bounds $\tilde{\sigma}_{\perp}(v)$ are found analogously, by computing the longest paths traversing the graph in the reverse direction starting from the output nodes.
- Scheduling all operations on their lower bounds, gives an

- ASAP (as soon as possible) schedule and the upper bounds lead to an ALAP (as late as possible) schedule.
- * A partial schedule $\tilde{\sigma}: V \to [\mathbb{Z}, \mathbb{Z}]$ assigns a scheduling range or time *frame* to each $v \in V$: $\tilde{\sigma}(v) = [\tilde{\sigma}_{-}(v), \tilde{\sigma}_{+}(v)].$
- The initial scheduling range is given by ASAP/ALAP schedule.



Sabih H. Gerez, University of Twente

MOBILITY-BASED SCHEDULING

- * The difference $\tilde{\sigma}_{+}(v) \tilde{\sigma}_{-}(v)$ is called *v*'s *mobility* (or *freedom*).
- * It can be used as the basis of many scheduling heuristics (most scheduling problems are NP-complete).
- * Finding a schedule can be seen as the generation of a sequence of partial schedules until all mobility has diappeared.

Principles of a general mobility-based heuristic:

- determine scheduling ranges of all operations;
- decide to shorten scheduling range of at least one operation;
- update ranges of all affected operations;
- repeat until all operations have mobility zero.

Sabih H. Gerez, University of Twente February 12, 2012 Sabih H. Gerez, University of Twente February 12, 2012

EXAMPLE HEURISTIC

Hybrid genetic algorithm:

- * Design a simple heuristic that can be parametrized by a permutation of all operations and that quickly generates a schedule.
- * Use a genetic algorithm to find the permutation that leads to the best schedule.
- Heijligers, M.J.M. and J.A.G. Jess, "High-Level Synthesis Scheduling and Allocation Using Genetic Algorithms Based on Constructive Topological Scheduling Techniques", International Conference on Evolutionary Computation, Perth, Australia, (1995).

Sabih H. Gerez, University of Twente

February 12, 2012

UPDATING THE RANGES

The best known method requires O(|C|) time per update.

- * Precompute all-pairs longest paths in inequality graph using e.g. the Floyd-Warshall or Johnson algorithm and store the path lengths in a distance matrix D_{T_o} . ==> NOT NEEDED FOR EXAM <==
- * Suppose that operation v has been scheduled at time $\sigma(v)$; then for all $u \in C$:


$$\tilde{\sigma}_{-}(u) \leftarrow \max(\tilde{\sigma}_{-}(u), \sigma(v) + D_{T_0}[v, u])$$

$$\tilde{\sigma}_{+}(u) \leftarrow \min(\tilde{\sigma}_{+}(u), \sigma(v) - D_{T_0}[u, v])$$

Heijligers, M.J.M., "The Application of Genetic Algorithms to High-Level Synthesis", Ph.D. Thesis, Eindhoven University of Technology, Department of Electrical Engineering, (October 1996).

Sabih H. Gerez, University of Twente


February 12, 2012



38


LIST SCHEDULING


- * A resource-constrained scheduling method.
- * Start at time zero and increase time until all operations have been scheduled.
- * The *ready list* L_t contains all operations that can start their execution at time t or later.
- * If more operations are ready than there are resources available, use some priority function to choose, e.g. the longest-path to the output node ⇒ *critical-path list scheduling*.



3

LIST SCHEDULING EXAMPLE





THE ASSIGNMENT PROBLEM

Subtasks in assignment:

- * operation-to-FU assignment
- * value grouping
- * value-to-register assignment
- * transfer-to-wire assignment
- * wire to FU-port assignment

In general: task-to-agent assignment


Sabih H. Gerez, University of Twente

February 12, 2012

COMPATIBILITY AND CONFLICT GRAPHS

Clique partitioning gives an assignment in a compatibility graph.

Graph coloring gives an assignment in the complementary conflict graph.



Sabih H. Gerez, University of Twente

February 12, 2012





ASSIGNMENT

- * After scheduling is completed, all operations v are known to occupy a time interval $[\sigma(v), \sigma(v) + \delta(v)]$ of a processor.
- * The goal of assignment is to use as few processors as possible.
- $^{\star}\,$ All times should be taken modulo T_0 because of the iterative computation.
- * If none of the intervals cross the T_0 boundary, the problem is equivalent to *interval-graph coloring* and can be solved optimally in polynomial time using the *left-edge* algorithm.


Hashimoto, A. and J. Stevens, "Wire Routing by Optimizing Channel Assignment within Large Apertures", Proceedings 8th Design Automation Workshop, pp 155–169, (1971).

IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING ARCHITECTURAL SYNTHESIS

4

NONOVERLAPPED ASSIGNMENT EXAMPLE

Consider the intervals $i_1 = [1,4], i_2 = [12,15], i_3 = [7,13], i_4 = [3,8], i_5 = [5,10], i_6 = [2,6]$ and $i_7 = [9,14]$, with $T_0 = 16$.



Corresponding interval graph (a) and its optimal coloring (b).

Sabih H. Gerez, University of Twente February 12, 2012 Sabih H. Gerez, University of Twente February 12, 2012




Sabih H. Gerez, University of Twente

OVERLAPPED ASSIGNMENT

- * Intervals cross T_0 boundary and the problem becomes a *circular-arc* graph coloring problem which is NP-complete.
- * Even in nonoverlapped scheduling register lifetimes cross the T_0 boundary!
- * Powerful exact (Stok and Jess, 1992) and heuristic (Hendren et al., 1993) solutions have been reported.
- Garey, M.R., D.S. Johnson, G.L. Miller and C.H. Papadimitriou, "The Complexity of Coloring Circular Arcs and Chords", SIAM Journal on Algebraic and Discrete Methods, Vol. 1(2), pp 216–227, (June 1980).
- Stok, L. and J.A.G. Jess, "Foreground Memory Management in Data Path Synthesis", International Journal of Circuit Theory and Applications, Vol. 20, pp 235–255, (1992).
- Hendren, L.J., G.R. Gao, E.R. Altman and C. Mukerji, "A Register Allocation Framework Based on Hierarchical Cyclic Interval Graphs", Journal of Programming Languages, Vol. 1(3), pp 155–185, (1993).

CIRCULAR-ARC GRAPH COLORING EXAMPLE



A set of circular arcs (a), its corresponding graph (b) and its optimal coloring (c).

Sabih H. Gerez, University of Twente

February 12, 2012