

IMPLEMENTATION OF DSP IMPLEMENTATION OF DSP 5 INTRODUCTION, MODELS OF COMPUTATION INTRODUCTION, MODELS OF COMPUTATION February 6, 2025 February 6, 2025 **REGISTER-TRANSFER (RT) VIEW OF TYPICAL NUMBERS** HARDWARE Speech: 8 kHz, 12-16 bits Audio: 44 kHz, 16-24 bits, two channels (stereo) Primarv Primary Combinational outputs Video, various formats, e.g.: inputs logic - HDTV approx. 2000 by 1000 pixels at 50 frames per second resulting in data rates of 100 MHz, 3 colors of 8-12 bits each registers Current state New state Register contents are System clock updated at rising edge of system clock. © Sabih H. Gerez, University of Twente, The Netherlands © Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP IMPLEMENTATION OF DSP INTRODUCTION, MODELS OF COMPUTATION INTRODUCTION, MODELS OF COMPUTATION February 6, 2025 February 6, 2025 STREAMING VS. BLOCK-BASED SAMPLE FREQUENCY VS. SYSTEM **CLOCK FREQUENCY** Streaming data: - Data samples are processed as they arrive • The ratio between the system clock frequency and the sample - Requires little local storage frequency determines the necessity for parallel processing. - Time-domain processing

- A single processor clocked at, say, 100 MHz may handle all audio processing on its own: it has thousands of clock cycles available per signal sample.
- Video processing may on the other hand require multiple processors and/or dedicated hardware.

- Block-based processing:
 - Stores incoming data until some block size is filled
 - Processes entire block
 - Think e.g. of an FFT (Fast Fourier Transform) or DCT (Discrete Cosine Transform)

February 6, 2025

9

IMPLEMENTATION PLATFORMS (1)

- General-purpose processor (GPP), such as a Pentium ٠
- Digital signal processor (DSP):
 - Much better suited (parallel arithmetic in data path, support for "multiplyaccumulate" operation, Harvard architecture for parallel access to data and program memory, etc.)
- Multicore GPPs or DSPs (trend!)
- Very large instruction word (VLIW) processor:
 - Many parallel arithmetic units in data path, each controlled by appropriate bits in instruction word
- Graphics processing unit (GPU):
 - General purpose computation on GPUs (GPGPU)
- Neural processing unit (NPU)

INTRODUCTION, MODELS OF COMPUTATION

10

IMPLEMENTATION PLATFORMS (2)

- Processor arrays:
 - Think of *Montium* processor tile as developed in the CAES group (starting from the early years 2000, continued by spin-off Recore Systems, now Technolution).
 - Often interconnected by a *network on chip* (NoC), an interconnection structure somewhat comparable to data networks connecting computers (may be circuit switched or packet switched).
- User-defined architectures:
 - ASIPs (application-specific instruction processors)
- Dedicated logic: •
 - ASICs (application-specific integrated circuits)
 - FPGAs (field-programmable gate arrays)

IMPLEMENTATION OF DSP INTRODUCTION, MODELS OF COMPUTATION

February 6, 2025

11

MAPPING PROBLEM

© Sabih H. Gerez, University of Twente, The Netherlands

- How do we get the most efficient implementations of DSP algorithms on our platforms?
- Optimization criteria:
 - Fastest
 - Smallest
 - Minimal energy
 - Shortest design time
- In general, *flexibility* comes at the expense of *efficiency*: ٠
 - In view of the costs of manufacturing ASICs, programmable hardware is often very desirable.



IMPLEMENTATION OF DSP INTRODUCTION, MODELS OF COMPUTATION

February 6, 2025

12

HIERARCHY AND OPTIMIZATION

© Sabih H. Gerez, University of Twente, The Netherlands

- Design choices at higher hierarchical levels have the most impact:
 - Modifying your algorithm (e.g. getting rid of some computation in the inner loop) is often better than modifying your architecture (e.g. adding more arithmetic units).
 - Modifying your architecture (e.g. distributed memory instead of central memory) can be better than logic-level modifications (replacing ripple adders by carry look-ahead adders).
 - There is still place for dedicated logic for signal processing (e.g. phasor rotation).

IMPLEMENTATION OF DSP

INTRODUCTION, MODELS OF COMPUTATION

February 6, 2025

AUTOMATED MAPPING

- Already familiar with *register-transfer level (RTL) synthesis* (clock-cycle true descriptions in VHDL mapped on cells from standard-cell library, see e.g. System-on-Chip Design course)
- Architectural synthesis (also called high-level synthesis, HLS) will automatically decide about the mapping of computations across clock cycles and architectural primitives.
 - Requires a formal representation of computations
 - And a formal representation of architectures



13

INTRODUCTION, MODELS OF COMPUTATION

February 6, 2025

14

SILICON COMPILATION

- RTL synthesis is a mature technology:
 - All current-day digital IC design and FPGA design makes use of it.
 - Most RTL is hand-coded (in VHDL, Verilog)
 - HLS delivers machine-generated RTL.
- HLS is being talked about since the 1980s, tools exist, but they are not widely adopted.
 - To be covered later on in this course.
- HLS was also called *silicon compilation* (no longer popular):
 - A software (SW) compiler hides assembly-level details from the user.
 - A silicon compiler should hide RT-level details from the hardware designer.
- Next: SW compilation for DSP.

© Sabih H. Gerez, University of Twente, The Netherlands

IMPLEMENTATION OF DSP
INTRODUCTION, MODELS OF COMPUTATION

15 February 6, 2025

SW COMPILATION PROBLEM (1)

© Sabih H. Gerez, University of Twente, The Netherlands

- When mapping on given programmable hardware, one talks of *compilation* rather than synthesis.
- Commercial processors often come with their own compilers.
- Designing an ASIP requires both:
 - The design of the hardware, and
 - The design of a compiler to map user programs onto the hardware.
- Compiling for DSPs, VLIW processors, etc. is more difficult than compiling for CPUs:
 - The challenge is how to optimally use the available parallel hardware,
 - Especially when the source code is sequential.



 IMPLEMENTATION OF DSP
 16

 INTRODUCTION, MODELS OF COMPUTATION
 February 6, 2025

SW COMPILATION PROBLEM (2)

- · Approaches:
 - Leave all to the compiler. This means that it is left to the compiler to discover the available parallelism in sequential code like C.
 - Language extensions. Extend a language like C with constructs (pragmas etc.) that explicitly describe parallelism. Use the information to optimally exploit parallelism in target hardware.
 - Extensions with APIs (application programming interface). Have a library
 of routines that optimally exploit the parallel hardware and force user to
 use these APIs.

IMPLEMENTATION OF DSP IMPLEMENTATION OF DSP 17 18 UT. INTRODUCTION, MODELS OF COMPUTATION INTRODUCTION, MODELS OF COMPUTATION February 6, 2025 February 6, 2025 **MULTICORE PROGRAMMING OPENMP** Often based on *threads*, sequential pieces of code that run on a ٠ OpenMP (open multiint main(int argc, char *argv[]) { single processor. processing): const int N = 100000;· Parallel computing amounts to distributing threads across the - Language int i, a[N]; available processors. #pragma omp parallel for extension with for (i = 0; i < N; i++)· Communication and synchronization is based on: annotations for a[i] = 2 * i;C/C++/Fortran Shared memory return 0; - Supported by Message passing GCC Example: for loop will Question: why is the code easy to be be split in multiple executed in parallel? threads executing on multiple cores © Sabih H. Gerez, University of Twente, The Netherlands © Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP IMPLEMENTATION OF DSP 19 20 INTRODUCTION, MODELS OF COMPUTATION INTRODUCTION, MODELS OF COMPUTATION February 6, 2025 February 6, 2025 **GOALS OF MODELING** MODELING OF TIME Verification by simulation: Continuous time: ٠ - mostly executed on one CPU; - solve differential equations for analog simulation. - should provide the relevant degree of accuracy. Discrete time: Models are also used for *formal verification*. - delay from input to output of hardware blocks; - clock signals may be involved (register-transfer level, RTL); Synthesis; maps model on a realization consisting of: - event-driven simulation may be used. a single processor (general purpose/digital signal processor); Untimed: multiple processors; - dedicated hardware; no delay inside hardware blocks; - a mixture of dedicated hardware and processors. - timing controlled by external signals and flow-control blocks such as FIFO (first-in first-out) buffers.

IMPLEMENTATION OF DSP

21

INTRODUCTION, MODELS OF COMPUTATION

MODELING OF SIGNALS

- Analog values:
 - voltages, currents;
 - floating-point data types.
- Digital values:
 - bits and bit vectors;
 - bit vectors need an interpretation: e.g. unsigned, 2's complement signed, fixed-point or floating-point numbers.

© Sabih H. Gerez, University of Twente, The Netherlands

More complex data types: e.g. records.

IMPLEMENTATION OF DSP

INTRODUCTION, MODELS OF COMPUTATION

February 6, 2025

22

"CLASSICAL" SIMULATION

- Based on simple generation of stimuli and designer inspection of waveforms or text output for determination of correctness.
- It is guite common to base stimuli generation and output registration on data streams read from and written to a file.



IMPLEMENTATION OF DSP UT INTRODUCTION, MODELS OF COMPUTATION

February 6, 2025

23

SHORTCOMINGS OF CLASSICAL SIMULATION

- There is only one design, the "implementation". The "reference" • is in designer's and verification engineer's mind.
 - Good idea to have separate verification engineer, for a "second opinion" on the interpretation of specification.
- · DUV is at RT level and becomes available in a late stage of the design:
 - Software development cannot start easily in time; verification with software will delay the tape-out.
 - RTL code is slow to simulate; it is only feasible to simulate small software programs.



IMPLEMENTATION OF DSP 24 INTRODUCTION, MODELS OF COMPUTATION February 6, 2025

TRANSACTION-LEVEL MODELING

- Abstract way of looking at hardware:
 - I/O signals not at the bit level, but as abstract data structures
 - Behavior specified in terms of transactions
 - In general, not clock-cycle accurate
- Example:
 - "Write to memory" is a transaction; its implementation will involve preparing data, address and control signals with the required *timing* relations.
- Transactors translate transactions to bit-level signal changes and back.

UII. INTRODUCTION, MODELS OF COMPUTATION

February 6, 2025

25

27

FEATURES OF ADVANCED SIMULATION

- Self-checking testbenches: waveform inspection only for debugging.
- Transaction-level "golden reference design" built into testbench.
- Golden reference design, being not clock-cycle accurate, executes much faster and can be used for software verification at an early stage.
- Stimuli generation makes use of constrained random pattern generation to increase code coverage.
- Transactors evolve together with RT-level implementation.
- Assertions are extensively exploited.

IMPLEMENTATION OF DSP

INTRODUCTION, MODELS OF COMPUTATION

February 6, 2025

26

ADVANCED TESTBENCH STRUCTURE





SNEAK PREVIEW: GFSK PROJECT

© Sabih H. Gerez, University of Twente, The Netherlands



DUV = design under verification TVC = test-vector controller; TB = testbench



IPLEMENTATION OF DSP	28
ITRODUCTION. MODELS OF COMPUTATION	February 6, 2025

COMPUTATION AND COMMUNICATION

- The issue is the modeling of parallelism present in hardware. A system consists of:
 - entities computing output signals from input signals.
 - a structure interconnecting the entities.
- Interconnection may be *direct* or *buffered*.



- Network of entities (nodes) interconnected by FIFO buffers.
 - Reads are blocking, i.e. a computation waits until there is data available to read.
 - Writes are non-blocking, i.e. writes are always allowed implying that the FIFO buffers have unbounded depths.
- The behavior of the nodes can be given in a traditional sequential programming language.

.....

IMPLEMENTATION OF DSP

INTRODUCTION, MODELS OF COMPUTATION

30

EXAMPLE OF A KPN ADDER NODE

read(a); read(b); c = a + b;write(c);



The addition can only be executed when input data are available; otherwise, the operation waits.

© Sabih H. Gerez, University of Twente, The Netherlands

IMPLEMENTATION OF DSP INTRODUCTION, MODELS OF COMPUTATION

February 6, 2025

Gilles Kahn, FR, 1974

DATA-FLOW BASICS

© Sabih H. Gerez, University of Twente, The Netherlands

- A data-flow graph (DFG) consists of nodes (vertices) and edges.
- In its most general form, a DFG is equivalent to a KPN.
- Nodes perform computations.
- Edges indicate *precedence* relations and behave as FIFOs.
- Data flow is best understood in terms of tokens, carriers of data.
- A node will *fire* when a sufficient number of tokens is available on all its inputs.
- The result of firing is that tokens are *consumed* at the inputs and tokens are *produced* at the outputs.





UI. INTRODUCTION, MODELS OF COMPUTATION

February 6, 2025

33

SYNCHRONOUS DATA FLOW (SDF)

- Characterized by fixed consumption and production numbers for each node invocation.
- Suitable for the specification of *multi-rate* DSP algorithms.



Lee, E.A. and D.G. Messerschmitt, "Synchronous Data Flow", Proceedings of the IEEE, Vol. 75(9), pp 1235–1245, (September 1987).

Sabih H. Gerez, University of Twente, The Netherla	nds	•
		25
UT. INTRODUCTION, MODELS OF COMPUTATION	-	55 February 6, 2025

SOFTWARE SYNTHESIS

• Example graph:



• Possible single-processor schedule: (3A)B(2C)(3D)

Question: if 3 tokens are "streamed into" the system at A, how many tokens are then "streamed out" at D?



INTRODUCTION, MODELS OF COMPUTATION

February 6, 2025

CONSISTENCY IN SDF

- It is relatively easy to check whether:
 - No deadlock occurs;
 - Number of tokens on an edge does not grow indefinitely;
 - There are sufficient initial tokens to keep loops going.
- A consistent graph:
 - Has a *repetitions vector* indicating how often a node needs to be invoked for one computation of the graph;
 - Can be scheduled statically, without the need to implement FIFO buffers for the edges.

© Sabih H. Gerez, University of Twente, The Netherlands



Second-order IIR filter



UT. INTRODUCTION, MODELS OF COMPUTATION

■ February 6, 2025

GRAPHICAL VS. TEXTUAL FORMATS

- It is obvious that DFGs are very suitable as an *internal representation* format of a synthesis tool.
- DFGs are, however, not always the most suitable format for a designer to specify a computation; one does not want to draw separate addition nodes for each addition and interconnect these nodes.
- The solution is to start with a textual representation and convert it to a DFG by means of *data-flow extraction*.
- Graphical-entry tools are mainly useful for specifying complex computations with hierarchy; primitive nodes (that do not have subnodes) are normally specified in a textual format.

© Sabih H. Gerez, University of Twente, The Netherlands