

THE LANGUAGE SUBSET ISSUE

- When an existing language is used for describing models in a new domain, one is confronted with the fact that not all language constructs make sense in the application domain.
- One necessarily needs to isolate a language *subset* that should be used.
- This is true for e.g. C.

IMPLEMENTATION OF DSP

RTL DESIGN WITH ARX


- But also for VHDL, originally a simulation language, later used for synthesis.
- And also for Matlab for the purpose of HDL Coder.




February 29, 2024

DOMAIN-SPECIFIC LANGUAGES


- Languages specifically designed for well-defined, constrained, modeling are called *domain-specific languages*.
- No design mistakes due to subset violations: all language constructions are meaningful in domain.
- Tools such as parsers can be kept simple as they only need to deal with a small language rather than a large and complex one.



- Idea: specify data-flow graphs using text.
- Example feature: the *single-assignment property,* a variable is only assigned a value once.
- This means that, after conversion into a DFG, the variable can be associated to the output of a single vertex.
- Because of single assignment, ordering of statements is not relevant.
- Think also of VHDL: a process should in principle write a signal only once (unless it contains wait statements).
- They can have syntactic support for typical data-flow elements such as the delay node.



Hilfinger, P.N., "A High-Level Language and Silicon Compiler for Digital Signal Processing", *Custom Integrated Circuit Conference*, pp. 213-216, (1985).



IMPLEMENTATION OF DSP RTL DESIGN WITH ARX

February 29, 2024

13

GRAPHICAL DESIGN ENTRY

- Many solutions based on dedicated *blocksets* to be used in • Simulink:
 - Mathwork's HDL Coder (from graphics and text source)
 - Synphony Model Compiler (Microsemi)
 - Xilinx System Generator for DSP
 - Intel DSP Builder
- Graphical design entry can be cumbersome compared to text-٠ based entry:
 - One does not always want to instantiate an adder for every addition, a multiplexer for every if-statement, etc.




February 29, 2024

14

DOMAIN-SPECIFIC DESIGN LANGUAGES

- All language constructs make sense in domain:
 - Entire language is synthesizable.
 - Designer does not need to bother about allowed subsets.
- Straightforward language constructions:
 - Improve designer efficiency.
 - Lead to elegant designs.
- Examples:
 - GEZEL (university tool, https://sourceforge.net/projects/gezel/)

Schaumont, P., D. Ching and I. Verbauwhede, An Interactive Codesign Environment for Domain-Specific Coprocessors, ACM Transactions on Design Automation of Electronic Systems, Vol.11(1), pp. 70-87, (January 2006).



IMPLEMENTATION OF DSP **RTL DESIGN WITH ARX**

Implicit clock and reset.

No semicolons!

LANGAUGE FEATURES

Generic data types allowing propagation of data types down

hierarchy (e.g. floating-point to fixed-point refinement). Data types for DSP, especially fixed-point data types.

Explicit distinction between wires and registers.

- Support for overflow and guantization modes.

- Efficient simulation of fixed-point data types.

Simple: can be learned in one day!

February 29, 2024

17

IMPLEMENTATION OF DSP

RTL DESIGN WITH ARX

- 18
- February 29, 2024


ON-LINE FEATURES




Please visit[.]

www.bibix.nl

- The website gives access to:
 - On-line wiki-style manual,
 - Web-based demonstration (upload Arx, download corresponding C++ and VHDL),
 - An IP library of basic blocks: FIR filter, CORDIC, FFT, etc.
 - A GFSK receiver.
- Feedback on Arx, requests for cooperation, very welcome.



IMPLEMENTATION OF DSP 21 RTL DESIGN WITH ARX February 29, 2024 THE ARX LANGUAGE: BUILDING BLOCKS	IMPLEMENTATION OF DSP RTL DESIGN WITH ARX EXAMPLE: COMPONEN # subcomponent component reg	 February 29, 2024 TINSTATIATION
 Components Same as entities (VHDL), modules (Verilog/SystemC) Contain sequential logic Can be instantiated inside other components (hierarchical descriptions are allowed) In current version: entire design in one file. 	<pre>word_length: generic integer = 8 T_IO : generic type = bitvector(word_lengt data_in : in T_IO data_out : out T_IO register storage : T_IO = 0 begin storage = data_in data_out = storage end word_le storage = data_in register register storage = data_in register register storage = data_in register register</pre>	<pre>:top mgth: generic integer = 12) : generic type = bitvector(word_length) a : in T_topI0 it : out T_topI0 aternal: T_topI0</pre>
 Functions: Contain only combinational logic In current version: not supported in VHDL generation (you need to write the VHDL function by hand) Sabih H. Gerez, University of Twente, The Netherlands 	Restriction: the top-level component in Arx needs to be called top.	<pre>in => data_in out => data_internal length = word_length in => data_internal out => data_out anctionality at this level</pre>
IMPLEMENTATION OF DSP23RTL DESIGN WITH ARXFebruary 29, 2024	UT. IMPLEMENTATION OF DSP RTL DESIGN WITH ARX	 24 February 29, 2024
ARX DATA OBJECTS	DATA TYP	PES
 Registers: They store data are updated at the end of clock cycle. Assignment is concurrent. Variables: Correspond to wires. Assignment is sequential ("single assignment" not required). 	 Scalar types: bit boolean integer real Enumerated types (e.g., for state sp Vector types: bitvector signed 	ecification)



- Quantization mode
- Examples:
 - signed(8)
 - unsigned(8, 3): fixed-point with 5 fractional bits, wrap-around for overflow, truncate for quantization
 - unsigned(8, 3, saturate, round)



26

FIXED-POINT SUPPORT

- · Use of fixed-point data type implies automatic code generation
 - Binary-point alignment
 - Handling of overflow and quantization mode.

© Sabih H. Gerez, University of Twente, The Netherlands

IMPLEMENTATION OF DSP RTL DESIGN WITH ARX

February 29, 2024

27


EXAMPLE: USE OF CONSTANTS

© Sabih H. Gerez, University of Twente, The Netherlands

register

three registers initialized with the same value bval1: bitvector(8) = 0b10101010bval2: bitvector(8) = 0haabval3: bitvector(8) = 170# more examples of constants bval4: unsigned(8) = 0haa bval5: unsigned(8,2) = 1.75 # no loss of precision bval6: signed(8,2) = -1.5 # no loss of precision bval7: signed(8,4) = 3.14 # will be converted to 3.125 = 50/16





EXAMPLE: ENUMERATION DATA TYPE

type

input state = enum(start, processing, ready)

a registered signal of type input state with its reset value register current state: input state = input state.start # later on in the code begin if current state == input state.start current state = input state.processing end

RTL DESIGN WITH ARX February 29, 2024	■ February 29, 20
EXAMPLE: ARRAYS	
<pre>component top T_IO : generic type = signed(10, 5, sat, round) data_in : in T_IO</pre>	EXAMPLE: CASE STATEMENT
data_out : out T_IO	case output state
type T enum: enum(one, two, three)	when out state.start
T_ar1: array[3] of T_IO	if start of processing
T_ar2: array[3] of T_enum	output state = out state.processing
register v1 : T ar1 = 0	end
v2 : T_ar2 = {T_enum.three, T_enum.two, T_enum.one}	when out state.processing
v3 : array[5] of T_IO = {5, 4, 3, 2, 1}	if end of processing
<pre>begin v1[1] = data in</pre>	output state = out state.ready
<pre>for i in 0:1 v2[i] = v2[i+1]</pre>	end
end	else # default case; no action
# example of accessing individual bits in an array of vectors	
v3[0][0:4] = v1[2][5:9]	end
	end © Sabih H. Gerez, University of Twente, The Netherlands
v3[0][0:4] = v1[2][5:9] v3[0][5:9] = v1[2][0:4] © Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP 31	© Sabih H. Gerez, University of Twente, The Netherlands
v3[0][0:4] = v1[2][5:9] v3[0][5:9] = v1[2][0:4] © Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP T. RTL DESIGN WITH ARX February 29, 2024	© Sabih H. Gerez, University of Twente, The Netherlands
v3[0][0:4] = v1[2][5:9] v3[0][5:9] = v1[2][0:4] @ Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP 31 RTL DESIGN WITH ARX February 29, 2024 FOR STATEMENT	Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP RTL DESIGN WITH ARX February 29, 20 CODE GENERATION
v3[0][0:4] = v1[2][5:9] v3[0][5:9] = v1[2][0:4] @ Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP • 31 RTL DESIGN WITH ARX • February 29, 2024 FOR STATEMENT Iteration based on an index variable	Sabih H. Gerez, University of Twente, The Netherlands MPLEMENTATION OF DSP TRIL DESIGN WITH ARX February 29, 20 CODE GENERATION Based on data-flow analysis & static scheduling.
v3[0][0:4] = v1[2][5:9] v3[0][5:9] = v1[2][0:4] @ Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP 31 RTL DESIGN WITH ARX February 29, 2024 FOR STATEMENT	Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP RTL DESIGN WITH ARX February 29, 20 CODE GENERATION
v3[0][0:4] = v1[2][5:9] v3[0][5:9] = v1[2][0:4] © Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP • 31 RTL DESIGN WITH ARX • February 29, 2024 FOR STATEMENT Iteration based on an index variable - Index can only be incremented by 1	 Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP RTL DESIGN WITH ARX February 29, 20 CODE GENERATION Based on data-flow analysis & static scheduling. C++-code generation (targeted for fast simulation):
v3[0][0:4] = v1[2][5:9] v3[0][5:9] = v1[2][0:4] © Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP • 31 RTL DESIGN WITH ARX • February 29, 2024 FOR STATEMENT Iteration based on an index variable - Index can only be incremented by 1	Sabih H. Gerez, University of Twente, The Netherlands MPLEMENTATION OF DSP Action International Structure Struct
v3[0][0:4] = v1[2][5:9] v3[0][5:9] = v1[2][0:4] © Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP 9 RTL DESIGN WITH ARX 9 FOR STATEMENT Iteration based on an index variable - Index can only be incremented by 1 Specifies iteration in <i>space</i> not in <i>time</i> (as in e.g. VHDL).	Sabih H. Gerez, University of Twente, The Netherlands MPLEMENTATION OF DSP IMPLEMENTATION OF DSP Extra DESIGN WITH ARX February 29, 20 CODE GENERATION Based on data-flow analysis & static scheduling. C++-code generation (targeted for fast simulation): Flattens description Maps fixed-point data types on integers (limited to 64 bits)
v3[0][0:4] = v1[2][5:9] v3[0][5:9] = v1[2][0:4] © Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP • 31 RTL DESIGN WITH ARX • February 29, 2024 FOR STATEMENT Iteration based on an index variable - Index can only be incremented by 1	O Sabih H. Gerez, University of Twente, The Netherlands MPLEMENTATION OF DSP Implementation of DSP RTL DESIGN WITH ARX February 29, 20 CODE GENERATION Based on data-flow analysis & static scheduling. C++-code generation (targeted for fast simulation): Flattens description Maps fixed-point data types on integers (limited to 64 bits) C+++ object with:
v3[0][0:4] = v1[2][5:9] v3[0][5:9] = v1[2][0:4] © Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP 31 RTL DESIGN WITH ARX February 29, 2024 FOR STATEMENT Iteration based on an index variable - Index can only be incremented by 1 Specifies iteration in <i>space</i> not in <i>time</i> (as in e.g. VHDL). Example: for i in 1; half size	O Sabih H. Gerez, University of Twente, The Netherlands O Sabih H. Gerez, University of Twente, The Netherlands O Marcology (Marcology (Mar
v3[0][0:4] = v1[2][5:9] v3[0][5:9] = v1[2][0:4] © Sabih H. Gerez, University of Twente, The Netherlands Implementation of DSP 9 RTL DESIGN WITH ARX 9 FOR STATEMENT Iteration based on an index variable - Index can only be incremented by 1 Specifies iteration in <i>space</i> not in <i>time</i> (as in e.g. VHDL). Example:	Sabih H. Gerez, University of Twente, The Netherlands MPLEMENTATION OF DSP TRIL DESIGN WITH ARX February 29, 20 CODE GENERATION Based on data-flow analysis & static scheduling. C++-code generation (targeted for fast simulation): Flattens description Maps fixed-point data types on integers (limited to 64 bits) C++ object with: reset method run method to simulate one clock cycle

February 29, 2024

33

C++ TESTBENCH IN IT++

- The C++ generated by Arx will need a testbench to be executed with.
- Any C++ code could be used.
- In current projects, the testbench makes use of IT++: <u>https://itpp.sourceforge.net/4.3.1/</u>
- IT++ provides Matlab-style data structures (vectors & matrices) and links with powerful math libraries to deliver efficient execution speeds.

© Sabih H. Gerez, University of Twente, The Netherlands

© Sabih H. Gerez, University of Twente, The Netherlands

- A domain-specific language for the RTL MoC, e.g. Arx, bridges wall when descending from the system level.
- Arx brings about that one source code generates:
 - C++-based simulation model optimized for simulation speed
 - VHDL code for synthesis.

IMPLEMENTATION OF DSP

- The Arx approach:
 - Saves manual recoding time!
 - Is correct by construction!

34 February 29, 2024